Skip to content
GitLab
Projects Groups Snippets
  • /
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in
  • intel_altera intel_altera
  • Project information
    • Project information
    • Activity
    • Labels
    • Members
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
  • Issues 25
    • Issues 25
    • List
    • Boards
    • Service Desk
    • Milestones
  • Merge requests 1
    • Merge requests 1
  • CI/CD
    • CI/CD
    • Pipelines
    • Jobs
    • Schedules
  • Deployments
    • Deployments
    • Environments
    • Releases
  • Monitor
    • Monitor
    • Incidents
  • Analytics
    • Analytics
    • Value stream
    • CI/CD
    • Repository
  • Wiki
    • Wiki
  • Snippets
    • Snippets
  • Activity
  • Graph
  • Create a new issue
  • Jobs
  • Commits
  • Issue Boards
Collapse sidebar
  • Vladimir Zhukov
  • intel_alteraintel_altera
  • Milestones
  • Generalization stage
Past due
Milestone Apr 1, 2020–Apr 1, 2021

Generalization stage

Generalize results of other types of logical primitives and FPGAs and other types of functions and sets of functions.

Assign some issues to this milestone.
  • Issues 0
  • Merge requests 0
  • Participants 0
  • Labels 0
0% complete
0%
Start date
Apr 1, 2020
Apr 1 2020
-
Apr 1 2021
Due date
Apr 1, 2021 (Past due)
0
Issues 0 New issue
Open: 0 Closed: 0
0
Merge requests 0
Open: 0 Closed: 0 Merged: 0
0
Releases
None
Reference: root/intel_altera%"Generalization stage"